

# HP-SEE

## Introduction to heterogeneous parallel programming

[www.hp-see.eu](http://www.hp-see.eu)

**Petar Jovanović**  
Scientific Computing Laboratory  
Institute of Physics Belgrade  
[petarj@ipb.ac.rs](mailto:petarj@ipb.ac.rs)



# HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

# Agenda



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Heterogeneous parallel system
  - Motivation
- CPU/GPU Architecture
  - Abstract view of a processor
  - Latency vs. Throughput
- CUDA Platform
  - Streaming Multiprocessor
  - Memory hierarchies
  - Scalable programming model


# Heterogeneous Parallel Systems



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Using the best match for the task at hand




# Heterogeneous Parallel Systems: Motivation(1)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Floating-Point Operations per Seconds for the CPU and GPU




# Heterogeneous Parallel Systems: Motivation(2)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Memory Bandwidth for the CPU and GPU




# CPU/GPU Architecture: Abstract view of a processor



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- The von Neumann architecture




# CPU/GPU Architecture: Latency vs. throughput




**HP-SEE**

High-Performance Computing Infrastructure  
for South East Europe's Research Communities



**CPU**



**GPU**

CPU (latency oriented design):

- Large caches
- Sophisticated control
- Powerful ALU

GPU (throughput oriented design):


- Small caches
- Simple control
- Energy efficient ALUs
- Latencies compensated by large number of threads

# CUDA: Streaming multiprocessor (SMP)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities






# CUDA: Memory hierarchy(1)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Local memory & registers
  - Small
  - Accessed by one core/thread
  - Low latency ( $\sim 1$  cycle)
- Shared memory
  - Not large (16 KB)
  - Low latency ( $\sim 5$  cycles)
  - Shared between cores/threads within a thread block
- Global memory
  - Large (256mb+)
  - High bandwidth (100 GB/s)
  - High latency ( $\sim 500$  cycles)
- Constant memory
  - Read only, low latency, shared by all threads




# CUDA: Memory hierarchy(2)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities



# CUDA: Scalable Programming Model (1)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Three key abstractions:
- Hierarchy of thread groups
  - Grid, thread blocks, warps, threads
- Shared memories
  - Global, shared, local, registers
- Barrier synchronization


# CUDA: Scalable Programming Model (2)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Grid
  - 3D array of thread blocks
- Thread blocks
  - 3D array of threads
  - Up to 1024 threads
- Thread warp
  - Consists of 32 threads which share a control unit.




# CUDA: Scalable Programming Model (4)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- Automatic program scalability
  - Across cards of various sizes
  - Across new core architectures
    - Subject to compute capabilities
- SMP is a basic unit of hardware components each GPU has.
- Better GPUs have more SMPs.
- Compute capabilities are backward compatible, so that older code can run on newer higher capability hardware.



# CUDA: Scalable Programming Model (5)



HP-SEE

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

• Compute capabilities specify which features hardware can support.


Feature support (unlisted features are supported for all compute capabilities)	Compute capability (version)						
	1.0	1.1	1.2	1.3	2.x	3.0	3.5
Integer atomic functions operating on 32-bit words in global memory	No	Yes					
atomicExch() operating on 32-bit floating point values in global memory	No	Yes					
Integer atomic functions operating on 32-bit words in shared memory	No		Yes				
atomicExch() operating on 32-bit floating point values in shared memory	No		Yes				
Integer atomic functions operating on 64-bit words in global memory	No		Yes				
Warp vote functions	No		Yes				
Double-precision floating-point operations	No		Yes				
Atomic functions operating on 64-bit integer values in shared memory	No		Yes				
Floating-point atomic addition operating on 32-bit words in global and shared memory	No		Yes				
_ballot()	No		Yes				
_threadfence_system()	No		Yes				
_syncthreads_count(), _syncthreads_and(), _syncthreads_or()	No		Yes				
Surface functions	No		Yes				
3D grid of thread block	No		Yes				
Warp shuffle functions	No		Yes			Yes	
Funnel shift	No		Yes			Yes	
Dynamic parallelism	No		Yes			Yes	

# CUDA: Languages and APIs



**HP-SEE**

High-Performance Computing Infrastructure  
for South East Europe's Research Communities



# Prerequisites



**HP-SEE**

High-Performance Computing Infrastructure  
for South East Europe's Research Communities

- CUDA Toolkit and developer driver
  - <http://www.nvidia.com/getcuda>
- CUDA capable hardware
  - [http://www.nvidia.com/object/cuda\\_gpus.htm](http://www.nvidia.com/object/cuda_gpus.htm)
- To test if the CUDA Toolkit is correctly installed:

```
$ nvcc --version
nvcc: NVIDIA (R) Cuda compiler driver
Copyright (c) 2005-2012 NVIDIA Corporation
Built on Fri_Sep_28_16:10:16_PDT_2012
Cuda compilation tools, release 5.0, V0.2.1221
```





Many graphics and materials in this presentation are borrowed from the following sources:

- NVidia CUDA Toolkit documentation
  - <http://docs.nvidia.com/cuda/index.html>
- Slides by prof. Wen-mei W. Hwu, of University of Illinois at Urbana-Champaign, from his online course in Heterogeneous Parallel programming at Coursera
  - <https://www.coursera.org/course/hetero>
- Stanford CS193G course material
  - <http://see.stanford.edu/see/courses.aspx>